




**FIG. 2**



**FIG. 3**



**FIG. 4-1**



**FIG. 5-1**

28c/




Fig. 28c/




Fig. 28c/




Fig. 5-3







Fig. 4-3








FIG. 9




FIG. 10




FIG.\_11




FIG.\_12




FIG.\_13




FIG.\_14




FIG.\_15




FIG.\_16




FIG.\_17






FIG.\_18





**FIG. 19**




**FIG. 20**

FIG. 21







**FIG. 22**




**FIG. 23**



**FIG. 24**




**FIG. 25**




**FIG. 26**


**FIG. 27**




**FIG. 28**




**FIG. 29**




**FIG. 30**






**FIG. 31**

**FIG. 32**



**FIG. 32-1**






FIG. 33




FIG. 34







FIG. 35




**FIG. 36**




**FIG. 37-1**




**FIG. 37-2**




**FIG. 37-3**




**FIG. 37-4**




**FIG. 38**




**FIG. 39**




**FIG. 40**




**FIG. 41**




**FIG. 42**




**FIG. 43**




**FIG. 44**




**FIG. 45**




**FIG. 46**




**FIG. 47**




**FIG. 48**







**FIG. 49**




**FIG. 50-1**




**FIG. 50-2**







**FIG. 54**




**FIG. 55**




**FIG. 56**




**FIG. 57**




**FIG. 58**




**FIG. 59**




**FIG. 60**




**FIG. 61**




**FIG. 62**




**FIG. 63**




**FIG. 64**




**FIG. 65**




**FIG. 66**




**FIG. 67**



**FIG. 68**



**FIG. 67-2**



**FIG. 68-2**




FIG. 69





FIG. 70



116. 71

## Optical Backplane






Fig 72

### Flexible Photo-imaginable sheet (Polyguide)

### Bonding sheet attach




### Laminate




### Exposure




### Post cure




### Assemble




F16.73



**FIG. 74** (Epitaxial growth and patterning)



**FIG. 75** (Epitaxial lift-off)



**FIG. 76** (Transfer)





Fig. A6 Fig. 79 Fig. 80.  
 Fig. 81 Fig. 82 Fig. 83 Fig. 84  
 Substrate removal/Back side metallization






FIG. 92




FIG. 95




FIG. 91




FIG. 94




FIG. 90







FIG. 93




**FIG. 96**




**FIG. 97**




**FIG. 98**






**FIG. 99**



**FIG. 100**



**FIG. 101**






FIG. 107




FIG. 105




FIG. 108




FIG. 106

## GS CX/CXX OE Solution --- OE-3D-Stack





Fig. 109




F16. I/O

A23


(2/23/99) AA1 Detail picture Example for 3D-stack

(New version of the AA1 of 2/5/99)




$A_2\gamma$   
 F/6.116  
 (2/23/99) AA2 Detail picture Example for 3D-stack  
 (New version of the AA2 of 2/5/99)

## Film/Z-Connection Application to OE-Substrate




OE-Films




OE-film-W

F/6.1/3




OE-film-D

F/6.1/4  
A 8



OE-film-DW(V)

F/6.1/5




OE-film-DW(M)

2/17/99-added 2

F/6.1/6


**Fiber Array OE-Film-DW (1)**  
**Image Guide**  
**Waveguide Array**



F16.117

A 4

**OE-Film-D**



(2/23/99) Fig. No. 140 Modified  
 divided 1/4

F16.118





Fig. 119



(2/23/99) Fig. New Modified  
divided 1/4.

Fig. 120

## FOLM with Optical Path Length Controller, Connector Buffer




Fig. 121

(2/17/99) Fig. New-A4-Modified  
divided 2/4

FCPT  
**FOLM with Optical Path Length Controller, Connector Buffer**




Fig. 123




Fig. 122

(2/23/99) Fig. New-A4: Modified divided 2/4'

## FOLM with 2D Waveguide Connector




Fig. 124

*(2/21/99) Fig. New-14-Modified  
divided 1/4*

*(for Single-layer waveguide) (for 2 layer waveguide)*

## FOIM: High-Speed Option





Fig 125

A 14

## FOLM Structure Example (Overall)



## ICOLM Structure Example (VCSEL, part)




fig. 129





fig. 128

Unit : μm

1/7/99

A 26


FCPT  
OE-film: OE-IP, OE-film-MCM



2/23/99 Fig. New. 11 Modified

Fig. 131


## OE-film: Light Modulator Transmitters




(2/17/99) Fig. A1(b-1)

Light Modulator

Photodetector




(2/17/99) Fig. A1(b-2)



(2/23/99) Fig. A1(b-3)


Examples of Light Modulators: Electro Optic (E-O) Modulator, Electro Absorption (E-A) Modulator

## OE-film: Both-Side Packaging




2/23/99-added 3'

**Direct Jump from LSI**



*Fig. New At Modified*


## OK IP is Placed on the Oposit Side



(2/2/99) Fig. New-A2

F6.138

A 20



F16.140

Fig. A5-Module

15

## OK-film: Smart Pixel



Fig. 141




Fig. 142

2/23/99 added 6'

**OE-Film/OE-Film Stack --- Back-Side Connection**

FCP





Fig. 143

2/23/99 added 4

## OE-Film/OE-Film Stack --- Back-Side Connection



FUJITSU Computer Packaging Technologies, Inc. **FCPT**  
**OE-MCM/OE-Bord Stack**





Fig. 3/19/99-1  
F16 146  
03 3/10/99  
**Fig. 3/19/99-1**  
**03 3/10/99**

## Device Integration Process

### (1) Pads/Lines formation



Fig. 147



Fig. 148

### (3) Polymer coat



Fig. 149

### (4) Planarization



Fig. 150

### (5) Vias/Pads/Lines formation



Fig. 151

### (6) Substrate removal



Fig. 152

### Off-film-D

Fig. 1

### (6') Jump to the waveguide formation process



Fig. 153

### Off-film-DW(1)







FIG. 154




**FIG. 155**




**FIG. 156-1**




**FIG. 156-2**




**FIG. 157**




**FIG. 160**





**FIG. 161**






**FIG. 162**




**FIG. 163**









**FIG. 170**



**FIG. 171**



**FIG. 172**



**FIG. 173**

FUJITSU Computer Packaging Technologies, Inc.

— FCPT

## I/O Connection in OE Substrate (Planar Modulator) <sup>1040</sup>




Fig. 181





Fig 182

FUJITSU Computer Packaging Technologies, Inc.

Computer Packaging Technologies, Inc.  FCPT  
I/O Connection in OE Substrate (Planar Modulator) ✓ 1/000



6 um vias can be formed  
in blue area



## I/O Connection in OE Substrate (OE-VLSI)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]





Fig 185


## I/O Connection in OE Substrate (OE-VLSI)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]




## I/O Connection in OE Substrate (OE-VLSI, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]



## I/O Connection in OE Substrate (OE-VLSI, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer]  $\times$  [4-Layer]




Grating/Fil

Fig 188


## I/O Connection in OE Substrate (Active OE Layer)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]




## I/O Connection in OE Substrate (Active OE Layer)

Signal I/O count: 6000 = [1500 I/O per Layer]  $\times$  [4-Layer]





Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]





## I/O Connection in OE Substrate (Active OE Layer, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer]  $\times$  [4-Layer]


















Fig 236




Fig 237




Fig 238




Fig 240




Fig 242




Fig 239



Fig 241




Fig 243




Fig 244




Fig 246



Fig 248




Fig 252

Fig 253

Fig 254




Fig 245




Fig 247






Fig 249


Fig 251


Fig 253





Fig 255

























In the case of multi layer (a1-a16) process is repeated on the (a16).  
-it is also possible to repeat (a3-a16) or (a1, a3-a16) 1500 1402






300





In the case of multi layer (a1-a12) process is repeated on the (a12).  
-it is also possible to repeat (a3-a12) or (a1, a3-a12) 1502 1403



## Conventional and Invented Waveguide Structure Examples





Fig 330



Invented Coupler (II)







Fig 333

Fig 331


## Conventional Corner Turning Structure




## Invented Corner Turning Structure (I)



## Invented Corner Turning Structure (II)



## Conventional Coupler Structure (I)



## Invented Coupler Structure (1)







Fig 344




## 16.3 Metal/Dielectric Filter/Other materials


Invented Coupler Structure (II)



**FCPT**  
**Excimer Laser Ablation Example for Beveled Cut (2)**




**Fig 350 Another Process Flow for Structure (II)**



## MNA, MNE Example for Add2 example

Fig 372



Excimer laser (or ion beam) with tilted incident angle






Fig 373





### Example 3: Z waveguide Fab. Process 1

(a1) Metal pattern formation  $F_g$  376  $\mu$ m  $\lambda$  2300 nm  $\phi$  37.4°  $\theta$  23.2°  $\alpha$  23.6°

(a2) Core coat9  
[DuPont, AlliedSig, ORMOCERS or F-PI]  
 $F_g$  378  $\mu$ m  $\lambda$  2310 nm  $\phi$  37.4°  $\theta$  23.2°  $\alpha$  23.6°

(a3) Z-WG core patterning  
[UV-Exposure, mask-formation+RIE,  
Laser, or Dupont process]  
Development  
(for AlliedSig, ORMOCERS)  
 $F_g$  382  $\mu$ m  $\lambda$  2320 nm  $\phi$  37.6°  $\theta$  23.3°  $\alpha$  23.6°

(a4) Clad coat  
(for planarization viscosity adjust  
if necessary CMP)  
 $F_g$  384  $\mu$ m  $\lambda$  2330 nm  $\phi$  37.6°  $\theta$  23.3°  $\alpha$  23.6°

(a5) Core coat  
[DuPont, AlliedSig, ORMOCERS or F-PI]  
 $F_g$  386  $\mu$ m  $\lambda$  2340 nm  $\phi$  38.0°  $\theta$  23.4°  $\alpha$  23.6°

(a6) WG core patterning  
[UV-Exposure, mask-formation+RIE,  
Laser, or Dupont process]  
Development  
(for AlliedSig, ORMOCERS)  
 $F_g$  388  $\mu$ m  $\lambda$  2350 nm  $\phi$  38.6°  $\theta$  23.4°  $\alpha$  23.6°



## Example 4: Z waveguide Fab. Process 2 Pg 397

(a1) Metal pattern formation Pg 396

(a2) Clad coat

[DuPont, AlliedSig, ORMOCTERS or F-PI] Pg 398

(a3) Clad patterning

[UV-Exposure, mask-formation+RIE, Laser or Dupont process] Pg 400

Development (for AlliedSig, ORMOCTERS)

(a4) Core coat Pg 402

(for planarization viscosity adjust if necessary CMP)

(a5) WG core patterning Pg 404

[UV-Exposure, mask-formation+RIE, Laser or Dupont process] Pg 404

Development (for AlliedSig, ORMOCTERS)

(a6) Over clad coat Pg 406

[DuPont or AlliedSig or F-PI] Pg 406


(for planarization viscosity adjust if necessary CMP)

(a7) Clad patterning  
 [UV-exposure, mask-formation+RIE,  
 Laser or Dupont process]  $\xrightarrow{\text{UV}}$  408  
 Development  $\xrightarrow{\text{Ag}}$   
 (for Aligned SiC ORNOCOTRS)


360a *✓* (a8) Core coat  
(for planarization viscosity adjust  
if necessary CMP)

(a8) Core coat and CMP  
or

In the case of multi layer (a1, a5-a8) or (a5-a8) process is repeated on the (a8).



420  
Fig. 420



(b) Trench wall formation of three different angles

